

Please type a plus sign (+) inside this box → ☐

10-03-00

PTO/SB/05 (2/98)

Approved for use through 09/30/00. OMB 0651-0032  
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 042390.P9572  
First Inventor or Application Identifier Aditya Mukherjee  
Title DISTRIBUTED TEST CONTROL ARCHITECTURE  
Express Mail Label No. EM560646965US

## APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents

## ADDRESS TO:

Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

1. ☒ Fee Transmittal Form (e.g. PTO/SB/17)  
(Submit an original, and a duplicate for fee processing)
2. ☒ Specification *Total Pages* 20  
(preferred arrangement set forth below)
- Descriptive title of the Invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the Invention
  - Brief Summary of the Invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
3. ☒ Drawing(s) (35 U.S.C. 113) *Total Sheets* 4
4. ☐ Oath or Declaration *Total Pages* ☐
- a. ☐ Newly executed (original copy)
- b. ☐ Copy from a prior application (37 CFR 1.63(d))  
(for continuation/divisional with Box 16 completed)
- i. ☐ **DELETION OF INVENTOR(S)**  
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).

5. ☐ Microfiche Computer Program (Appendix)
6. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
- a. ☐ Computer Readable Copy
- b. ☐ Paper Copy (identical to computer copy)
- c. ☐ Statement verifying identity of above copies

## ACCOMPANYING APPLICATION PARTS

7. ☐ Assignment Papers (cover sheet & document(s))
8. ☐ 37 CFR 3.73(b) Statement ☐ Power of Attorney  
(when there is an assignee)
9. ☐ English Translation Document (if applicable)
10. ☐ Information Disclosure Statement (IDS)/PTO - 1449 ☐ Copies of IDS Citations
11. ☐ Preliminary Amendment
12. ☒ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)
13. ☐ \*Small Entity Statement filed in prior application, Status still proper and desired
14. ☐ Certified Copy of Priority Document(s)  
(if foreign priority is claimed)
15. ☐ Other: .....

16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: \_\_\_\_\_/\_\_\_\_\_

Prior application Information: Examiner \_\_\_\_\_

Group/Art Unit: \_\_\_\_\_

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

## 17. CORRESPONDENCE ADDRESS

☐ Customer Number of Bar Code Label

(Insert Customer No. or Attach bare code label here)

or ☒ Correspondence address below

Name

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Address

12400 Wilshire Boulevard, Seventh Floor

City

Los Angeles

State

California

Zip Code

90025

Country

U.S.A.

Telephone

(310) 207-3800

Fax

(310) 820-5988

Name (Print/Type)

Eric S. Hyman, Reg. No. 30,139

Signature

Date

09/29/00

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Docket No. 042390.P9572  
Express Mail No. EM560646965US

UNITED STATES PATENT APPLICATION

FOR

**DISTRIBUTED TEST CONTROL ARCHITECTURE**

Inventor(s):

**MUKHERJEE, Aditya**

Prepared by:

BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP  
12400 Wilshire Boulevard, Seventh Floor  
Los Angeles, California 90025  
(310) 207-3800

**DISTRIBUTED TEST CONTROL ARCHITECTURE**BACKGROUND OF THE INVENTION1. Field of the Invention

The invention includes error detection/correction and  
5 fault detection/recovery. More particularly, the invention  
includes digital logic testing through a reduction in the  
number of global test control lines.

2. Background Information

10 An integrated circuit or "chip" is a microelectronic  
semiconductor device having many interconnected transistors  
and other components. Chips may be fabricated on a small  
rectangle cut from a silicon wafer. The small size of these  
circuits allows high speed, low power dissipation, and  
reduced manufacturing cost compared with board-level  
15 integration.

The first integrated circuits contained only a few  
transistors. Small Scale Integration (SSI) brought circuits  
containing transistors numbered in the tens. Later, Medium  
Scale Integration (MSI) contained hundreds of transistors and  
20 Large Scale Integration (LSI) contained thousands of  
transistors. At present Very Large Scale Integration (VLSI)  
circuit chips are composed of hundreds of thousands of logic  
elements or memory cells. Digital VLSI integrated circuits  
may contain anything from one to millions of logic gates -  
25 inverters, gates, flip-flops, and multiplexors on a few  
square millimeters.

Part of producing a scaleable VLSI chip includes testing  
and debugging the chip. Debugging is an attempt to determine

the cause of any malfunction symptoms detected by testing. Circuitry may be built into an integrated circuit to assist in the test, maintenance, and support of an assembled circuit. Hardware features, known as design for test (DFT) features or resources, may be incorporated into a chip to aid in testing and debugging.

Determining the cause of a malfunction or other problem may be achieved by using a testing machine to send a simulated signal from a debug pin residing on the perimeter of the chip to a logic element within the chip so as to trigger a response bit (0 or 1) from that logic element. On a clock signal, an instruction may cause a snapshot or "scan" to be taken of this triggered response bit by a DFT feature. On the next clock signal, and as part of that same instruction, the scan information bit may be shifted one bit "out" towards a serial output the chip to a second perimeter pin so that the scan bit may be compared to an expected response. If this triggered response or "scanout" varies from the expected response, then that particular logic element may be a cause of the noted problem.

To adequately debug a chip, it may be necessary to view a sampled state of hundreds of chip-internal signals within a space of minutes. Conventionally, a first debugging technique may be used to isolate a probable bug location from a million transistors to a group of a few hundred transistors. Then, a second debugging technique may be used to rapidly find the exact transistor failure point from the grouped few hundred transistors. Chips may have redundant

transistors in them such that, once a transistor failure point is located, the transistor may be turned off as part of chip production while a redundant transistor may then similarly be turned on.

5           To isolate a probable bug location from a million transistors to a group of a few hundred transistors, an integrated circuit chip may be designed to include internal read-only test points. These test points (or scanout "cells") generally are scattered throughout the integrated circuit chip. When chained together to form a distributed shift register, scanout cells produce parallel data that provides observability of selected nodes during functional testing during normal operation of the chip.

10  
15           U.S. patent 5,253,255 teaches a centralized control mechanism that employs two global test control lines for each design for test (DFT) feature. Here, sequentially activating the snapshot and the shift with signals requires two global speed critical signals that require close timing tolerances between the two signals.

BRIEF DESCRIPTION OF THE DRAWINGS

**Figure 1** illustrates platform 100 of the invention having chip 102 disposed on support structure 104;

**Figure 2** illustrates chip 200;

5      **Figure 3** illustrates chip 300 as a conventional modification of chip 200 of **Figure 2**; and

**Figure 4** illustrates chip 400 of the invention.

DETAILED DESCRIPTION OF THE INVENTION

**Figure 1** illustrates platform 100 of the invention having chip 102 disposed on support structure 104. Platform 100 may be any structure having electronic components, such as chip 102. For example, platform 100 may be a computer or computer system. Moreover, platform 100 may be a printed circuit board (PCB). By way of background, a computer or other electronic system might be built from several PCBs, such as processor, memory, graphics controller, and disk controller. These boards might all plug into a motherboard or backplane or be connected by a ribbon cable.

Chip 102 may be referred to as a processor or integrated circuit and may be thought of as a microelectronic semiconductor device having many interconnected transistors and other components. Platform 100 may also include memory controller 106, Peripheral Component Interconnect (PCI) bridge 108, and chip 110, each communicatively coupled through processor bus 112.

Memory controller 106 may be coupled to memory chips 114. A controller may be thought of as that part of platform 100 which allows platform 100 to use certain kinds of devices. Thus, memory controller 106 may be thought of as that part of platform 100 which allows platform 100 to use memory chips 114. Memory chips 114 may any device that can hold data in machine-readable format.

PCI is a standard to connect external or peripheral devices to a personal computer. The PCI standard entitled PCI to PCI Bridge Architecture Specification (Rev. 1.1, PCI

Special Interest Group, Portland, Oregon, 1998) may be implemented as a mezzanine or a bridge, such as PCI bridge 108. Here, PCI bridge 108 may include buffers to decouple chip 102 from relatively slow peripherals and to allow the peripherals to operate asynchronously. PCI bridge 108 may be coupled to external devices through controller 122 over PCI bus 124. These external devices may be input devices such as keyboard 116, mouse 118, and modem 120.

Chip 110 may be an integrated circuit that is similar to chip 102. Chip 102 may include bus interface unit (BIU) 126 and test controller 128. BIU 126 may operate as an input/output port to communicated signals between processor bus 112 and chip 102. Test controller 128 may be any device that asserts test instructions to design for test (DFT) features, where DFT may be design and hardware features incorporated into chip 102 to aid in manufacturing and debugging.

Also coupled to platform 100 may be tester 130. Tester 130 may be a VLSI tester that communicates test instructions to test controller 128 over bus 132. Bus 132 may be thought of as a test and maintenance bus used as part of the interface design to access chip 102. Institute of Electrical and Electronics Engineers (IEEE) standard 1149.1, entitled Test Access Port and Boundary-Scan Architecture, is an internationally recognized design standard specifying product design and test protocols. Particularly, IEEE 1149.1 may specify the interface design to access a chip for testing purposes. In one embodiment, bus 132 meets the five-pin



requirement of IEEE standard 1149.1. Moreover, under IEEE 1149.1, a test access port (TAP) may be an example of test controller 128.

**Figure 2** illustrates chip 200. Chip 200 may include logic units 202, 204, 206, 208, 210, and 212, each of which may deal with basic operations of a computer system. For example, logic unit 202 may be a floating point unit (FPU), logic unit 204 may be an arithmetic logic unit (ALU), and logic 212 may be a memory logic. Each logic unit may be coupled to bus interface unit 214 through logic unit controllers 216, 218, 220, 222, 224, and 226 as shown. These controllers local to the logic units of chip 200 may be positioned very close to their respective logic unit. Moreover, bus interface unit (BIU) 214 may be similar to BIU 126 of **Figure 1**.

Clock generator 227 may be a core clock that is connected between each logic unit controller and BIU 214. Clock or clock generator 227 may produce a signal which may be distributed over clock lines within chip 200 in a tree like structure to the logic units 202, 204, 206, 208, 210, and 212. Each clock signal of a given clock pulse may need to reach its destination within a timing window for events within chip 200 to be synchronized. Timing skew may be thought of the variation between the arrival moment of a first signal as compared to the arrival moment of one or more other signals at the same or different logic unit. Controllers may be placed within chip 200 to control this timing skew. These deskew (DS) controllers may include a

whole host of logic elements that aid in receiving, processing, and retransmitting signals such as clock signals and instructions to the logic units so as to synchronize the arrival of all instructions to their associated logic unit.

5 In other words, DS controllers may aid in minimizing any timing skew between the signals. Logic unit controllers 216, 218, 220, 222, 224, and 226 may be DS controllers. As will be discussed below, the invention takes advantage of logic unit controllers 216-226 to receive, process, and retransmit testing signals to reduce the number of global test control lines.

10 Part of producing a working chip includes testing and debugging that chip. Debugging is an attempt to determine the cause of any malfunction symptoms detected by testing. Circuitry may be built into an integrated circuit to assist in the test, maintenance, and support of an assembled circuit. Hardware features, known as design for test (DFT) features, may be incorporated into a chip to aid in testing and debugging.

20 Each logic unit within chip 200 may be coupled to cells chained together to form a register. For example, logic 208 may be coupled to register 228 having cells 230, 232, 234, and 236. Logic 212 may be coupled to register 238 having cells 240, 242, 244, 246, 248, and 250. Cells 230-236 and 250 may be examples of DFT features.

25 Chip 200 may additionally include test controller 252 and tester 254. Test controller 252 may be viewed as an integrated test controller when residing within chip 200.

Included within test controller 252 may be an instruction register (IR) and a test access port finite state machine (TAP FSM) as described in IEEE 1149.1. Test controller 252 and tester 254 may be similar to test controller 128 and tester 130 of **Figure 1**, respectively.

**Figure 3** illustrates chip 300. Chip 300 may be a conventional modification of chip 200 of **Figure 2**. Conventionally, one global test control line is required to run between test controller 252 and a DFT feature for each type of instruction signal. For example, to transmit a load signal and a test signal from ITC 252 and register 238 of **Figure 3**, chip 300 may employ global test control lines 302 and 304, respectively. In a similar way, lines 306 and 308 may run between ITC 252 and register 228. In other words, for a scanout process, each DFT feature conventionally may employ two global test control lines. For a different type of testing process, each design for test Feature conventionally may employ three, four, five or more global test control lines.

Chips conventionally include fifty to one hundred global test control lines to transmit information to anywhere from 5,200 DFT features to 49,000 DFT features. These global test control lines may limit chip designers in the placement and arrangement of the control lines and logical units on chip 300 by taking up valuable space on chip 300. More restrictively, the timing of the signals distributed by each of these global test control lines is critical. As noted below, the invention may reduce the number of global test

control lines to nineteen (for example, one bus having nineteen lines) to transmit that same information to the design for test Features of a chip.

**Figure 4** illustrates chip 400 of the invention. As can be readily seen, chip 400 may be a modification of chip 200 of **Figure 2**. Included with chip 400 may be internal test bus 402 disposed between ITC 252 and logic unit controller 226 and internal test bus 404 disposed between ITC 252 and DS controller 222. Chip 400 may also include additional internal test buses (not shown) disposed between ITC 252 and each logic unit controller within chip 400.

Each internal test bus (ITB) of chip 400 may be adapted to pass test instruction signals as a test instruction packet from ITC 252 to a logic unit controller. Although the bits of these signals may travel over different lines, these different lines may be within a single internal test bus having a single routing path between ITC 252 and a logic unit controller. Moreover, these test instruction signals may travel according to a clock that is internal to tester 254 rather than the core clock that is internal to chip 400, here clock 227. For these and other reasons, timing is not critical with respect to signals routed within an internal test bus of the invention.

To transmit a test information packet in parallel, each internal test bus of chip 400 may include n number of lines such that

$$n = a + \log_2 i \quad (500)$$

where

n = number of lines,

a = number of ancillary transmission bits, and

$\log_2 i$  = number of instruction bits.

Ancillary transmission bits may be those supporting bits  
5 that may needed to accompany the instruction bits. For a  
given distributed test control architecture compliant with  
IEEE 1149.1, the number of ancillary transmission bits may be  
a constant. The number of instruction bits ( $\log_2 i$ ) may be  
thought of as a bit stream of zeros and ones. Moreover, the  
10 number of instruction bits ( $\log_2 i$ ) may represent the number of  
unique testing tasks that are desired to be performed within  
the collective of logic unit controllers (e.g., 222 and 226)  
of chip 400. For example, where the number of instruction  
bits equals eight ( $8 = \log_2 256$ ), the test instruction packet  
15 may include up to two hundred and fifty six (256) unique  
testing task signals. The instruction bits may be disposed  
within an IEEE 1149.1 instruction register content.

In one embodiment, the information transmitted over  
internal test bus 402 may include a shift signal and a load  
20 signal. In another embodiment, the information transmitted  
over internal test bus 402 may include a one-bit clock signal  
and the following five components representing eighteen bits:

- (i) instruction register contents (8 bits);
- (ii) partially encoded, relevant states of a test access  
25 port finite state machine (TAP FSM) (4 bits);
- (iii) security-bit (1 bit);
- (iv) test data input (TDI) (1 bit); and
- (v) counter value from a Wave Shaper (4 bits).

Component (i) may be thought of the number of instruction bits ( $\log_2 i$ ) and components (ii), (iii), (iv), and (v) may be thought of as ancillary transmission bits (a). Accordingly, from equation 500 above,

$$19 = (1+4+1+1+4) + \log_2 256 \quad (500).$$

These nineteen bits of information may travel as a test information packet. Where the test instruction packet is encoded, the logic unit controller may include components that decode the test instruction packet.

Not all the states of the test access port finite state machine (TAP FSM) need be transmitted over a test bus (402, 404) of chip 400. This may be true where the state in question is not relevant to control DFT logic internal to chip 400. In one embodiment, the relevant states of TAP FSM under IEEE 1149.1 include the following six states: test-logic-reset (tlr), run-test/idle (rti), capture-down register (capDR), shift-DR (shiftDR), update-DR (updtDR), and dead (the remaining eleven states). Accordingly, in one embodiment of the invention, a subset of all the states of a test access port finite state machine are encoded into three bits. In another embodiment, individual bits may be allocated for test-logic-reset (tlr) and run-test/idle (rti) and the residual (remainder) states (capDR, shiftDR, updtDR, and dead) are allocated among two bits.

On receiving a test instruction packet, a logic unit controller may locally generate whatever testing signals are needed for the desired testing operation. For example, on receiving a test instruction packet having a shift signal and

a load signal, logic unit controller 226 may process the test instruction packet to locally generate a shift signal and a load signal. Logic unit controller 226 may then pass these two signals to register 238 over the relatively short distance of distributed test line 406 and distributed test line 408, respectively.

Under the conventional method of **Figure 3**, a shift signal and a load signal each travel separately over its own global test control line between the ITC 252 and register 238. The independent travel of these and other test signals over a relatively great distance requires tight or critical control over the timing of these signals. In contrast, the invention transmits these signals as an instruction bundle or packet between the ITC 252 and logic unit controller 226 so as to eliminate the number of global test control lines and the requirement for critical timing.

The invention may be employed as a method to control at least one DFT feature, such as register 238 of **Figure 4**. A test information packet may first be generated in a test controller of an integrated circuit. The test information packet may then be transmitted to at least one logic unit controller over a test bus coupled between the test controller and the at least one logic unit controller. The test information packet may then be processed within the at least one logic unit controller to generate at least one test control signal. The at least one test control signal may be transmitted to the at least one DFT feature coupled to the logic unit controller. A logic unit coupled to the at least

one DFT feature may be interacted with based on the at least one test control signal.

The distributed test control scheme of the invention works towards reducing the number of global test control lines, relax routing constraints on the test control lines, and add greater flexibility in the physical placement of the test controller and test control logic. This may translate to lower silicon area and reduced design effort (cost, efficiency, quality, reliability, and timeliness). Moreover, the distributed test control scheme of the invention is scalable and flexible; that is to say, the distributed test control scheme may include the ability to add support for new test features late in the design cycle and implement fixes with relatively small impact on schedule.

The exemplary embodiments described herein are provided merely to illustrate the principles of the invention and should not be construed as limiting the scope of the subject matter of the terms of the claimed invention. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense. Moreover, the principles of the invention may be applied to achieve the advantages described herein and to achieve other advantages or to satisfy other objectives, as well.



CLAIMS

What is claimed is:

1. An integrated circuit comprising:  
a test controller;  
at least one logic unit controller;  
a test bus coupled between the test controller and the  
at least one logic unit controller;  
at least one design for test feature coupled to the at  
least one logic unit controller; and  
a logic unit coupled to the at least one design for test  
feature.

2. The integrated circuit of claim 1 wherein the test  
controller is an integrated test controller

3. The integrated circuit of claim 1 wherein the logic  
unit controller is a deskew controller

4. The integrated circuit of claim 1 wherein the test  
bus is an internal test bus.

5. The integrated circuit of claim 4 wherein the  
internal test bus includes n number of lines such that

$$n = a + \log_2 i$$

where n = number of lines, a = number of ancillary  
transmission bits, and  $\log_2 i$  = number of instruction bits.

6. The integrated circuit of claim 5 wherein the number  
of instruction bits are represented within the content of an

instruction register that is compliant with IEEE 1149.1.

7. The integrated circuit of claim 5 wherein the ancillary transmission bits include at least one of a clock signal, at least one state of a test access port finite state machine, a security bit, a test data input, and a counter value.

8. The integrated circuit of claim 7 wherein the at least one state of a test access port finite state machine are encoded into three bits.

9. The integrated circuit of claim 7 wherein the at least one state of a test access port finite state machine is allocated into a one-bit test-logic-reset state, a one bit run-test/idle state, and a two-bit residual state.

10. A platform comprising:  
an external device;  
a support structure;  
a controller disposed on the support structure and coupled to the input device;  
at least one memory chip disposed on the support structure and coupled to the controller through a processor bus; and  
an integrated circuit having a test controller, at least one logic unit controller, a test bus coupled between the test controller and the at least one logic unit controller, at least one design for test feature coupled to the logic unit controller, and a logic unit coupled to the at least one

14 design for test feature.

1 11. The platform of claim 10 wherein the external device  
2 is at least one of a keyboard, a mouse, and a modem.

1 12. The platform of claim 10 wherein at least one of the  
2 following is true: the test controller is an integrated test  
3 controller; the logic unit controller is a deskew controller;  
4 and the test bus is an internal test bus.

1 13. The platform of claim 12 wherein the internal test  
2 bus includes n number of lines such that

3 
$$n = a + \log_2 i$$

4 where n = number of lines, a = number of ancillary  
5 transmission bits, and  $\log_2 i$  = number of instruction bits.

1 14. The platform of claim 13 wherein the number of  
2 instruction bits are represented within the content of an  
3 instruction register that is compliant with IEEE 1149.1.

1 15. The platform of claim 13 wherein the ancillary  
2 transmission bits include at least one of a clock signal, at  
3 least one state of a test access port finite state machine, a  
4 security bit, a test data input, and a counter value.

1 16. The platform of claim 15 wherein the at least one  
2 state of a test access port finite state machine are encoded  
3 into three bits.

1 17. The platform of claim 15 wherein the at least one  
2 state of a test access port finite state machine is allocated

into a one bit test-logic-reset state, a one bit run-test/idle state, and a two bit residual state.

18. A method comprising:

generating a test information packet in a test controller of an integrated circuit;

transmitting the test information packet to at least one logic unit controller over a test bus coupled between the test controller and the at least one logic unit controller;

processing the test information packet within the at least one logic unit controller to generate at least one test control signal; and

transmitting the at least one test control signal to the at least one design for test feature coupled to the logic unit controller.

19. The method of claim 18 further comprising:

interacting with a logic unit coupled to the at least one design for test feature based on the at least one test control signal.

20. The method of claim 19 wherein transmitting the test information packet to at least one logic unit controller over the test bus includes transmitting the test information packet over n number of lines such that

$$n = a + \log_2 i$$

where n = number of lines, a = number of ancillary transmission bits, and  $\log_2 i$  = number of instruction bits.

ABSTRACT

The invention includes an integrated circuit. The integrated circuit may include a test controller, at least one logic unit controller, and a test bus coupled between the test controller and the logic unit controller. A design for test feature may be coupled to the one logic unit controller. Moreover, a logic unit may be coupled to the at least one design for test feature.

The diagram illustrates a computer system architecture with two main processing units connected via a central bus (112).

**Top Processing Unit (104):**

- 110 Chip (Processor):** The central processing unit of the top system.
- 114 Memory Chips:** Connected to the processor.
- 106 Memory Controller:** Manages the memory chips.
- 122 Controller:** Manages external devices.
- 108 PCI Bridge:** Connects the internal system to external devices.
- External Devices (124):** Connected via the PCI bridge:
  - 116 Keyboard
  - 118 Mouse
  - 120 Modem

**Bottom Processing Unit (102):**

- 102 Chip (processor):** The central processing unit of the bottom system.
- 126 BIOS:** Basic Input/Output System.
- 128 ITC:** Interrupt/Timer Controller.

**System Connections:**

- 112:** The main system bus connecting the two processing units.
- 132:** A connection line leading from the bottom unit to a **Tester** (represented by a diamond shape).

**Overall System:** The entire assembly is labeled as **100 platform**.

**FIG. 1**





FIG. 2



**FIG. 3**  
(Prior Art)






FIG. 4